

Technologies and application performance

Marc Mendez-Bermond

HPC Solutions Expert - Dell Technologies

September 2017



The landscape is changing

“We are no longer in the general purpose era... the argument of tuning software for hardware is moot. Now, to get the best bang for the buck, you have to tune both.”


- Kushagra Vaid, general manager of server engineering, Microsoft Cloud Solutions

<https://www.nextplatform.com/2017/03/08/arm-amd-x86-server-chips-get-mainstream-lift-microsoft/amp/>



Moore's Law (Technology)


- The clock speed plateau
- The power ceiling
- IPC limit



Chuck Moore, "DATA PROCESSING IN EXASCALE-CLASS COMPUTER SYSTEMS", The Salishan Conference on High Speed Computing, 2011

Amdahl's Law (Application)

- Amdahl's law predicts performance from your app parallelization
- 50% : x2 max
- 99% : x100 max
- 99.9% : x1000 max
- But you should also check the efficiency here :
 - 99.9% parallel, at 1024 processors, x509 and efficiency at 49% ...




Intel Xeon Phi : a few considerations

- x86_64 programming models
- Cache coherency
 - Dual-ring interconnect
 - 8 (soon 16) GB RAM
- Right to the point cores
 - No « out of order » execution
 - No branch prediction
 - 4 Hyper-threads per core
 - Wide vectors (16 op/c/core)
- PCIe connectivity to host

**App should fit in onboard memory,
Parallelism > 99.9%,
Vectorization > 95%**

Xeon Phi : 60 cores @ 1 GHz vs 2 Xeon : 8 cores @ 2.6 GHz




Moore's Law vs Amdahl's Law - "too Many Cooks in the Kitchen"




Industry is applying Moore's Law by adding more cores

Meanwhile Amdahl's Law says that you cannot use them all efficiently

System trend over the years (1)



~1970 - 2000




2005


Multi-core:



System trend over the years (2)




**Integrated
Memory
controller:**



**Integrated
PCIe
controller:**



Future



**Integrated
Network
Fabric Adapter:**



SoC designs:



Improving performance - what levels do we have?

- Challenge: Sustain performance trajectory without massive increases in cost, power, real estate, and unreliability
- Solutions: No single answer, must **intelligently turn** “Architectural Knobs”

$$\begin{matrix} \textcircled{1} & \textcircled{2} & \textcircled{3} & \textcircled{4} & \textcircled{5} \\ \underbrace{(Freq) \times \left(\frac{cores}{socket}\right) \times (\#sockets) \times \left(\frac{inst\ or\ ops}{core \times clock}\right)}_{\text{Hardware performance}} & \underbrace{\times (Efficiency)}_{\text{What you really get}} \end{matrix}$$

Hardware performance

What you really get

Software performance

Turning the knobs 1 - 4

1

Frequency is unlikely to change much - Thermal/Power/Leakage challenges

2

Moore's Law still holds: 130 -> 14 nm - LOTS of transistors

3

Number of sockets per system is the easiest knob.

Challenging for power/density/cooling/networking


IPC still grows

4

FMA3/4, AVX, FPGA implementations for algorithms

Challenging for the user/developer

New capabilities according to Intel




The state of ISV software


Segment	Applications	Vectorization support
CFD	Fluent, LS-DYNA, STAR CCM+	Limited SSE2 support
CSM	CFX, RADIOSS, Abaqus	Limited SSE2 support
Weather	WRF, UM, NEMO, CAM	Yes
Oil and Gas	Seismic processing	Not applicable
	Reservoir Simulation	Yes
Chemistry	Gaussian, GAMESS, Molpro	Not applicable
Molecular dynamics	NAMD, GROMACS, Amber,...	PME kernels support SSE2
Biology	BLAST, Smith-Waterman	Not applicable
Molecular mechanics	CPMD, VASP, CP2k, CASTEP	Yes

Bottom line: ISV support for new instructions is poor. Less of an issue for in-house developed codes, but programming is hard

Meanwhile the bandwidth is suffering



Add to this the Memory Bandwidth and System Balance



Obtained from: <http://sc16.supercomputing.org/2016/10/07/sc16-invited-talk-spotlight-dr-john-d-mccalpin-presents-memory-bandwidth-system-balance-hpc-systems/>

And data is becoming sparser (think “Big Data”)

$$\begin{pmatrix} \text{[Scattered Blue Squares]} \end{pmatrix} \times \begin{pmatrix} \text{[Green Squares]} \end{pmatrix} = \begin{pmatrix} \text{[Orange Squares]} \end{pmatrix}$$


A **x** **y**

Sparse Matrix “A”

- Most entries are zero
- Hard to exploit SIMD
- Hard to use caches

- This has very low arithmetic density and hence memory bound
- Common in CFD, but also in genetic evaluation of species


Xeon roofline model (v4)




What does Intel do about these trends?

Problem	Westmere	Sandy Bridge	Ivy Bridge	Haswell	Broadwell	Skylake
QPI bandwidth	No problem	Even better	Two snoop modes	Three snoop modes	Four (!) snoop modes	<ul style="list-style-type: none"> • UPI • COD snoop modes
Memory bandwidth	No problem	Extra memory channel	Larger cache	Extra load/store units	Larger cache	<ul style="list-style-type: none"> • Extra load/store units • +50% memory channels
Core frequency	No problem	<ul style="list-style-type: none"> • More cores • AVX • Better Turbo 	<ul style="list-style-type: none"> • Even more cores • Above TDP Turbo 	<ul style="list-style-type: none"> • Still more cores • AVX2 • Per-core Turbo 	<ul style="list-style-type: none"> • Again even more cores • optimized FMA • Per-core Turbo based on instruction type 	<ul style="list-style-type: none"> • More cores • Larger OOO engine • AVX-512 • 3 different core frequency modes


C4130 – Ten supported variations




A




B




C




D




E




F



G



H



I

Pragmatic computing

Parallelize

Take advantage of multicore

Vectorize

Take advantage of large-vector units

Amdahl's law : limiting factor
Moore's law : benefiting factor


Optimize

- Intrinsic optimization
- Execution optimization

Efficiency of implementation

Public benchmark data

en.community.dell.com/techcenter/high-performance-computing/b/general_hpc/archive/2017/08/04/lammps-four-node-comparative-performance-analysis-on-skylake-processors








High Performance Computing




A discussion venue for all things high performance computing (HPC), supercomputing, and the technologies that enables scientific research and discovery.

TechCenter Home Home Blogs Wikis Videos and Downloads Document Library

← GENERAL HPC




LAMMPS Four Node Comparative Performance Analysis on Skylake Processors

 Dell-Joe S 4 Aug 2017 12:30 |  Comments 0 | Like  2

Author: Joseph Stanfield

Options

-  RSS for post comments
-  Share this
-  Email Blog Author

Tags

[big data](#) [Christine Fronczak](#)
[Dell](#) [General HPC](#) [GPU](#) [high performance computing](#)
[High Performance Computing](#)
[HPC](#) [HPCatDell](#) [HPCwire](#)
[HPL](#) [Infiniband](#) [insideHPC](#) [Intel](#) [Intel](#)

Get this RSS feed

Portfolio: Ready Solutions for HPC



 BUILD

 BUY

Benefits

Maximum flexibility
Validated for use case
Heterogeneity with lower risk
Component lifecycle automation and control

Consumption models

Fastest time to value
Optimized and tuned for use case
Greatest risk reduction
Solution lifecycle automation

STORAGE READY BUNDLES

Dell EMC Ready Bundle for HPC NFS Storage

Scales from a minimum of 48TB to 480TB of raw capacity in a single name space



Dell EMC Ready Bundle for HPC Lustre Storage

Lustre parallel file storage system scales from 120TB to petabytes of data



SYSTEMS FOR A RANGE OF USE CASES

Dell EMC HPC System for Life Sciences

Fully integrated for pharma/biotech applications



Dell EMC HPC System for Manufacturing

Fully integrated for compute-aided engineering (CAE) workloads



Dell EMC HPC System for Research

General purpose compute cluster for multiple research workloads



Solutions

Scale

HPC Innovation Lab World-Class Infrastructure

Dedication to Research and Development:

- 13K sq. ft (1200m²) with 1300+ Servers and ~10PB
- Leverage Expertise in HPC
- Test New Technologies
- Tune your applications for performance and efficiency



Zenith

- Top500 class system based on Intel Scalable Systems Framework (OPA, KNL, Xeon, OpenHPC)
- 256-nodes with dual 2697v4 processors, non-blocking OPA fabric and 270TFlops sustained performance

Rattler

- Research/development system in collaboration with Mellanox and NVIDIA
- 80 nodes configured with Infiniband EDR and 2660v3 processors

Merci !

marc_mendez_bermond@dell.com

D  **LEMC**