#### Matrix free conjugate gradient with Maxeler Data Flow Engine technology

#### **Charles Prouveur**



#### Table of content

- Introduction
- Metalwalls
- Target device
- FPGA design
  - Numerical analysis
  - Kernel balancing in a « all in one » design
  - Design using Multiple FPGAs
- Results
- Conclusion

## MetalWalls

- Molecular dynamic production code used by Sorbonne university researchers to simulate electrochemical systems such as «supercapacitors»
- Fortran 90 base code, parallelised with MPI
- Most of the computing time = electrostatic potential computing
- Computing efficiency published : model running during several weeks on 512 cores while maintaining a parallel efficiciency above 75 %
- Currently using CPU and GPU implementations (OpenAcc)

#### Miniapp extracted from the production code



## Ideal code for testing different frameworks and architectures

- Framework SkePU (skeletons)
- Framework StarPU (tasks using codelets)
- Maxcompiler (FPGA acceleration)

#### The FPGA used here



- Max5C is a U200 with one less DIMM
- 3 SLR : the chip is divided in 3 Super Logic Region connected by solders (very low bandwidth)
- SLR communication should be avoided as much as possible

	MAX5C	Alveo U200		
FPGA	VU9P	VU9P		
SLRs	3	3		
LUTs (k)	1,182	1,182		
FFs (k)	2,364	2,364		
DSPs	6,840	6,840		
BRAM18s	4,320	4,320		
URAMs	960	960		
On Chip	43.2 MByte	13.2 MByte		
Memory Capacity	43.2 MDyte	43.2 Midyle		
DDR DIMMs	3	4		
DDR Capacity	16 GB	16 GB		
per DIMM	10 0.0	10 00		
Supported DDR	933 1066 1200	1200		
Frequencies (MHz)	555, 1000, 1200	1200		
	DIMM 0 ->SI B0	DIMM_0 ->SLR0		
DIMM to	DIMM 1 ->SLB1	DIMM₋1 ->SLR1		
SLR Mapping	DIMM 2 ->SL B2	DIMM_2 ->SLR1		
		DIMM_3 ->SLR2		
PCIe Placement	SLR1	SLR0		
PCle	PCle Gen 2 x8	PCle Gen 2 x8		
Networking	1 x 100 GBit/s	2 x 100GBit/s		
Networking Placement	SLR2	SLR2		

## Target device on Jumax at Juelich computing center

Machine (8101MB t	total)							
Package L#0				8,0	8,0	4,0	4,0	PCI 03:00.0
NUMANode L#0 P#0 (8101MB)				4,0	4,0	PCI 04:00.0		
L3 (6144KB)						4,0	4,0	PCI 05:00.0
L2 (256KB) L2	2 (256KB)	L2 (256KB)	L2 (256KB)			4,0	4,0	PCI 06:00.0
L1d (32KB) L1	1d (32KB)	L1d (32KB)	L1d (32KB)			4,0	4,0	PCI 07:00.0
L1i (32KB) L1	1i (32KB)	L1i (32KB)	L1i (32KB)			4,0	4,0	PCI 08:00.0
Core L#0 Co	ore L#1	Core L#2	Core L#3			4,0	4,0	PCI 09:00.0
PU L#0 F P#0	PU L#2 P#1	PU L#4 P#2	PU L#6 P#3			4,0	4,0	PCI 0a:00.0
PU L#1 F P#4	PU L#3 P#5	PU L#5 P#6	PU L#7 P#7			4,0	4,0	PCI 0b:00.0
								Net ib0
								OpenFabrics mlx4_0
						4,0	4,0	PCI 0c:00.0
								Net ib1
								OpenFabrics mlx4_1
				Р	CI 00:0	2.0		
				P	CI 00:1	9.0		
					Net eth	0		
				Р	CI 00:11	f.2		
Host: pandora Date: ven. 14 mai 2	2021 15:38:	52						



Figure 1: Overview of a Maxeler acceleration system

- CPU host : AMD EPYC 7601
- 8 nodes Xilinx VU9P on one blade as target devices
- 8x PCIe 2.0 lanes  $\rightarrow$  4.0 GB/s for all nodes
- Each node has three 16-GB DDR4 Dual In-Line Memory Modules (DIMMs), which provide a theoretical peak bandwidth of 15 GB/s each

## Designing all kernels on one FPGA

- Due to hardware contraints, each kernel is put into one SLR (super logic region)
- For simplicity, the conjugate gradient is computed on the host
- We want the highest frequency possible
- We also want the biggest number of separate pipelines
- All kernels work synchronously
- Use as much as possible the device's DRAM to reduce communications

### Challenges

- Limited ressources
- More logic available  $\rightarrow$  higher design frequency likely
- More pipelines  $\rightarrow$  less logic available
- Using DRAM makes meeting timings harder

 $\rightarrow$  harder compilation, ie we are less likely to achieve high frequency with as many pipelines

#### Numerical accuracy analysis



We can save ressources but there is a catch : the number of iterations to converge increases

### Balancing the kernels

- Need for synchronicity  $\rightarrow$  balance needed
- Theoretical time for each sequential kernel is known
- Balance is case dependent
- For the production test case considered here, the balance is (8,4,1)

# Ressources usage of the multiple kernel designs

Design Name	64 bits Design	40 bits Design	Final design
Design frequency (MHz )	200	200	300
Pipes $(U_{\mathrm{lr},0}, U_{\mathrm{sr}}, U_{\mathrm{lr},+})$	(8,4,1)	(16, 8, 2)	(32, 16, 4)
Logic (LUTs & FFs)	27.7%	33.4%	44.6~%
DSPs	33.42%	29.52%	53.3%
On-chip Mem	22.7%	20.3%	28.8%

DSP limited in the U\_Ir,0 kernel (87 % DSPs used in its SLR)

#### Airview of the compiled final design



## Design using the device's DRAM

- The previous design does not use the DRAM
- Q has to be sent every iteration from and to the FPGA
- (x,y,z) they can be stored
- Using LMEM makes the design harder to compile

 $\rightarrow$  have to make concessions

• Best design is (24,12,3) with a frequency of 260 MHz

#### **Results comparison**



## Scaling to multiple FPGAs

- We expect to be communications bound.
- Our « all in one » designs can be immediately tested with multiple FPGAs, but they are not adapted to all test cases.
- To better use each FPGA we can make a design for each kernels.

 $\rightarrow$  this also allows for load balancing for any test case

# Ressources usage of the single kernel designs

Design Name	Design $U_{\rm lr,0}$	Design $U_{\rm sr}$	Design $U_{\rm lr,+}$
Design frequency (MHz )	300	300	300
Total number of pipes	96	48	42
Logic (LUTs & FFs)	51.9%	63.3%	62.8%
DSPs	87.2%	55.4%	83.5%
On-chip Mem	27.2%	25.8%	38.4%

- DSP limited in two kernels and Logic limited in one kernel
- Adapting the (8,4,1) ratio

#### Speedup using multiple FPGAs



#### Conclusion

- Knowledge of the target device is mandatory for an efficient design
- Great importance of variables size for more ressources → better performances
- An efficient design is about balance
- Our FPGA implementation showed better performance per watt than a GPU of similar transistor size and even better against skylake CPU
- Multiple FPGAs performance bottlenecked by old interconnect technology but achieved nonetheless

#### Thank you for your attention