Scientific Computing Accelerated on FPGA 2022

FPGA compute acceleration with Intel[®] oneAPI

Maurizio Paolini

Field Applications Engineer, Intel Corporation

July 2022

Copyright © 2022 Intel Corporation.

This document is intended for personal use only.

Unauthorized distribution, modification, public performance,

public display, or copying of this material via any medium is strictly prohibited

intel

Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Agenda

FPGA Compute Acceleration with Intel® oneAPI

- Introduction to oneAPI
- The DPC++ programming language
- oneAPI Development Flow for FPGAs
- FPGA hardware for oneAPI
- Introduction to Intel[®] DevCloud






Introduction to oneAPI



Advantages of Heterogeneous Computing Multiple Architectures


- Developers can optimize specialized inline and offload workloads to meet business needs.
 - Strengths of individual xPUs (CPU, GPU, FPGAs, etc.) can be combined for the benefit of the overall system



Programming Challenges

Multiple Architectures

- Separate programming models and toolchains for each architecture.
 - Required **training** and **licensing** compiler, IDE, debugger, analytics/monitoring tool, deployment tool, et al. per architecture.
 - Challenging experience in **debug**, **monitoring**, and **maintenance** of a cross-architectural source code.
 - Difficult integration across proprietary IPs and architectures and no code re-use.
- Software development complexity limits freedom of architectural choice.
 - Isolated investments required for technical expertise to overcome the barrier-to-entry



A Unified Programming Model

Multiple Architectures

The **oneAPI** product delivers a unified programming model to simplify development across diverse architectures.


It guarantees:

- Common developer experience across Scalar, Vector, Matrix and Spatial architectures (CPU, GPU, AI and FPGA)
- Uncompromised native high-level language performance
- Industry standardization and open specifications




Intel® oneAPI Product


• Performance tuning and timing closure through emulation and reports. • Runtime analysis via VTune[™] Profiler Faster • Complex hardware patterns implemented Development through built-in language features: macros, pragmas, headers • Code re-use across architectures and Extensible vendors. Code · Compatible with existing highoneAPI performance languages. Reduced Leverage familiar sequential programming Barrier of languages: improved ramp-up and debug Entry time. • IDE Integration: Eclipse, VS, VS Code



Available Now

Intel[®] FPGAs + Intel[®] oneAPI Toolkits





FPGA

Large number of use cases

Examples

- Data compression
- Image compression
- File parsing
- Data Base acceleration

Genomics

Financial

...

Accelerating Re-Pair Compression using FPGAs								
Robert Lasch robert.lasch@sap.com SAP SE	Suleyman S. Demirsoy suleyman.demirsoy@intel.com Intel Corporation (UK) Limited	Norman May norman.may@sap.com SAP SE						
Veeraraghavan Ramamurthy Christian Erber veeraraghavan nammurthy@intel.com Intel Corporation Intel Corporation		Kai-Uwe Sattler kus@tu-ilmenau.de TU Ilmenau						
ABSTRACT Review is a compression adjustitution web- field and a sense to compressed viological data in the data management of viological data in the data management of the data of the data of the data of the most to according using pathements and non- motive according using pathements and the data of the		L bet our method remained at ted Compressi Christian Farb christian Farb christian farbereijen Intel in dettoaure PipeJSO Jonas Dann, Roy Daniel Ri (firitrame.lastram	er elcom n Compression T RIE N: Pars den Wagner, itter el@ap.com	David Brone david broneske@ University of Mag chnique Index Type None Sting JSON Christian Arabb Intel Corp	ske' wgu.de deburg <u>*Columns</u> 127,073 at Line S Färber r@pintel.com oration	Holger Fro holger.froening heidelber	öning @ziti.uni- g.de	
1 INTRODUCTION Data compression has many applications agement [13]. Besides the obvious adva	for compression was the CPU as compression i transfer. Especially when used with co-processe overhead wipes out performance gains from c	SAP SE Walldorf, Germany		Munich, Germany		Heidelberg University Heidelberg, Germany		
when, compression may also lead to its if a possible so-pression algorithms with the Various compression algorithm of the so- tise of the source of the source of the source of the B-Policy [2] a gamma - based compo- B-Policy [2] a gamma - based compo- B-Policy [2] a gamma - based compo- tential of the source of the source of the source tential of the source of the source of the source of the Policy [2] a gamma - based compo- tential of the source of the source of the source tential of the source of the source of the source of the Policy [2] a gamma - the source of the sou	In this paper, we investigate whitele we cap resents attaice rese previously accurgence in affault distribution of the second second second second second training processes. In Circls A top effect is training to the second second second second second training we altered a substantian of the articlal processes on the PEACA by using lets that resources, Furthermore, our real-world expert laster of 2 in compression through the site of the second second second second second second second second training the second seco	Abstract JavaScript (Diget Notati data exchange and storage manifelium with vector in analisms with vector in and insteel populating of from reading the practic and insteel populating of from reading the practic usakity in software po- tariation of the start of the start and can parse multiple ci usakity in software po- trained to the start of the start Array of the start of the start Array of the start of the start Array of the start of the start and hence the start of the start and the start of the start of the start array of the start of the start array of the start of the start area of the start of the start of the start of the start of the start of the start of the start of the start of the start of the start of the start area of the start of the start of the start of the start of the start area of the start of the start of the start of the start of the start area of the start of the	reformed. Work proved SON y proved SON y COS prevent y and a limit of mark provides the second or marker etters of the second second second or marker there are provided as a second or second	Mehdi Mo TU Dresd mehdi mogha ABSTRACT PGA technology ha hase query processin specific integrated (ir of these resources tent) specific integrated (ir of the specific integrated (ir of the speci	shark and the second se	Christian Lad Cep christian Serb Mark May Ar SE wylego com the any option of the any option option of the any option option of the any option of the any option option of the any option of the any option of the any option option of the any option of the any option of the any option option of the any option of the any option of the any option option of the any option of the any option of the any option option of the any option of the any option of the any option of the any option option of the any option of the any opt	Query Processor Fibber engisted com transformer engisted com Therefore, he market singular the second comparison of the s	nt detected. 21 schede at 1, height activity of at at. 21 schede at 1, height activity of at at. 21 schede at 1, height activity of at 21 schede at 1, height activity of at 21 schede at 21 schede at 21 schede at 21 schede at 21 schede at 21 schede at 21 schede at 21 schede at 21 schede at 21 schede at 2
				In post on servers or is real fee, Request permissions for DAMON'22, June 20–23, 2027 © 2027 Amountaines for Comp ACM ISBN 978-1-4895-8856- https://doi.org/10.1145/34650	, Virtual Event, China nating Machinery. 5/21/06515.00	specific permission and/or a	RAM) through a host lir data and commands bet	RAM is connected to the host (CPU and its k (e.g. PCle) responsible for the transfer of ween the two (3, 18, 26, 28). a fixed amount of at least 3 types of pro-

The DPC++ Programming Language

Data Parallel C++ (DPC++)

- Common language designed to target any XPU
 - Tuning still needed for each architecture

 Goal: to incorporate everything needed to get the best performance out of every architecture

Based on C++ and SYCL

- SYCL is based on OpenCL
- Think of it as SYCL + extensions

Allows for single-source targeting of accelerators

• Doesn't require multiple files

Open specification

DPC++: Three Scopes

- DPC++ programs consist of 3 scopes:
 - Application scope Code executed on the host
 - Command group scope Code for submitting data and commands to the accelerator
 - Kernel scope Code executed on the accelerator
- The full capabilities of C++ are available at application and command group scope
- At kernel scope there are limitations in accepted C++
 - Most important is no recursive code
 - See SYCL specification for complete list


```
void dpcpp code(int* a, int* b, int* c) {
 //Set up an FPGA device selector
                                   Application
 INTEL::fpga_selector selector;
                                   Scope
 // Set up a DPC++ device queue
 queue q(selector);
  // Setup buffers for input and output vectors
  buffer buf a(a, range<1>(N));
  buffer buf b(b, range<1>(N));
  buffer buf c(c, range<1>(N));
  //Submit Command group function object to the queue
 q.submit([&](handler &h){
   //Create device accessors to buffers
   accessor a(buf_a, h, read_only);
                                       Command
   accessor b(buf_b, h, read_only);
                                       Group
   accessor c(buf c, h, write only);
                                       Scope
   //Dispatch the kernel
   h.single_task<VectorAdd>([=]() {
     for (int i = 0; i < kSize; i++) {</pre>
       c[i] = a[i] + b[i];
                         Kernel Scope
   });
 });
```

The "Runtime"

- The DPC++/SYCL runtime is the program running in the background on the host controlling the execution and data passing needs of the heterogeneous compute execution
- It handles:
 - Kernel and host execution in an order imposed by data dependency needs (discussed later)
 - Passing data back and forth between the host and device
 - Querying the device
 - Etc.

A Note About Lambda Functions

- Two common constructs in DPC++ queue submissions and kernel dispatch functions - take function pointers as arguments
- This doesn't lend itself to simple, in-line code
- To write simpler and neat code, lambda functions are used
- Lambda functions are un-named functions used in-line with other code
- If you are not familiar with them, here is a simple guide



DPC++ Class: device

- The device class represents the accelerators in a oneAPI system
- The device class contains member functions for querying information about the available devices
- The function get_info gives information about a device:
 - Name, vendor, and version of the device
 - Width for built in types, clock frequency, cache width and sizes, online or offline

```
// Get all of the devices a system is capable of operating
std::vector<device> my_devices = device::get_devices();
// Grab the first device to print info out for
device my_device = my_devices[0];
// Print the name of the first device
std::cout << "Device: " << my_device.get_info<info::device::name>() << std::endl;</pre>
```

DPC++ Class: device_selector

- The device_selector enables the selection of a device to execute kernels on
- Use the selector when you create a queue (covered next)
- The code sample shows use of several example device selectors, including an FPGA
- A custom device selector can be defined and used for targeting specific devices


- // Other example selectors that are not FPGAs
- // default_selector selector;
- // host_selector selector;
- // cpu_selector selector;
- // gpu_selector selector;


// Create the selector as an fpga_selector type
INTEL::fpga_selector selector;

// Use the selector when you create a queue
queue q(selector);

DPC++ Class: queue

- A queue is a mechanism where work is submitted to a device
- A queue submits command groups to be executed by the SYCL runtime
- A queue.submit() is the beginning of the command group scope
 - Groups of work to be executed by the SYCL runtime on an accelerator
- A queue maps to a single device






DPC++ Class: kernel

- The kernel encapsulates code that will be run on the accelerator
- A kernel object is not explicitly constructed by the user
- It is constructed when a kernel dispatch function, such as parallel_for() or single_task() is called

```
q.submit([&](handler& h) {
   // The "kernel" is everything after the kernel dispatch function
   h.single_task<VectorAdd>([=]() {
      // Everything inside here is "KERNEL SCOPE"
      for (int i = 0; i < kSize; ++i) {
           c[i] = a[i] + b[i];
      }
});</pre>
```

Single Task Kernels

- single_task() kernels allow complex or lengthy datapaths to be built from custom hardware in FPGAs
- Useful to offload code with dependencies that are difficult to execute in a data parallel fashion
- Look like CPU code
 - Contain an outer loop to process all data
- Ideal for & recommended for FPGAs



DPC++ Class: buffer and accessor

buffer

- Encapsulates data in a SYCL application
- Across both devices and host!

accessor

- Mechanism to access buffer data
- Determines data dependencies in that order kernel executions (covered later)

```
int main() {
```

```
... // Code to set up standard C++ vectors
```

```
buffer buf_a(vector_a);
buffer buf_b(vector_b);
buffer buf_c(vector_c);
```

```
queue q(selector);
```

```
q.submit([&](handler& h) {
    accessor a(buf_a, h, read_only);
    accessor b(buf_b, h, read_only);
    accessor c(buf_c, h, write_only);
```

```
h.single_task<VectorAdd>([=]() {
   for (int i = 0; i < kSize; i++) {
        c[i] = a[i] + b[i];
     }
});
});</pre>
```

#Include Files

• oneAPI programs require the include of cl/sycl.hpp

Programs targeting FPGAs require the include of cl/sycl/INTEL/fpga_extensions.hpp

// Always include these at the top of your program

#include <CL/sycl.hpp>
#include <CL/sycl/INTEL/fpga_extensions.hpp>

```
void dpcpp_code(int* a, int* b, int* c) {
```

```
// Set up a DPC++ device queue
queue q(selector);
```

```
// Setup buffers for input and output vectors
buffer buf_a(a, range<1>(N));
buffer buf_b(b, range<1>(N));
buffer buf_c(c, range<1>(N));
```

```
//Submit Command group function object to the queue
q.submit([&](handler &h){
```

```
//Create device accessors to buffers
accessor a(buf_a, h, read_only);
accessor b(buf_b, h, read_only);
accessor c(buf_c, h, write_only);
```

```
//Dispatch the kernel
h.single_task<VectorAdd>([=]() {
   for (int i = 0; i < kSize; i++) {
      c[i] = a[i] + b[i];
   }
});
});</pre>
```

DPC++ Simple Program Walk-Through

Step 1: Create a device selector targeting the FPGA

```
queue q(selector);
```

// Set up a DPC++ device queue

//Set up an FPGA device selector
INTEL::fpga selector selector;

void dpcpp code(int* a, int* b, int* c) {

```
// Setup buffers for input and output vectors
buffer buf_a(a, range<1>(N));
buffer buf_b(b, range<1>(N));
buffer buf_c(c, range<1>(N));
```

```
//Submit Command group function object to the queue
q.submit([&](handler &h){
```

```
//Create device accessors to buffers
accessor a(buf_a, h, read_only);
accessor b(buf_b, h, read_only);
accessor c(buf_c, h, write_only);
```

```
//Dispatch the kernel
h.single_task<VectorAdd>([=]() {
   for (int i = 0; i < kSize; i++) {
      c[i] = a[i] + b[i];
   }
});
});</pre>
```

DPC++ Simple Program Walk-Through

Step 1: Create a device selector targeting the FPGA

Step 2: Create a device queue, using the FPGA device selector

void dpcpp_code(int* a, int* b, int* c, int N) {

//Set up an FPGA device selector
INTEL::fpga_selector selector;

```
// Set up a DPC++ device queue
queue q(selector);
```

```
// Setup buffers for input and output vectors
buffer buf_a(a, range<1>(N));
buffer buf_b(b, range<1>(N));
buffer buf_c(c, range<1>(N));
```

//Submit Command group function object to the queue
q.submit([&](handler &h){

```
//Create device accessors to buffers
accessor a(buf_a, h, read_only);
accessor b(buf_b, h, read_only);
accessor c(buf_c, h, write_only);
```

```
//Dispatch the kernel
```

```
h.single_task<VectorAdd>([=]() {
   for (int i = 0; i < kSize; i++) {
      c[i] = a[i] + b[i];
   }
});
</pre>
```

DPC++ Simple Program Walk-Through

Step 1: Create a device selector targeting the FPGA

Step 2: Create a device queue, using the FPGA device selector

Step 3: Create buffers

```
void dpcpp_code(int* a, int* b, int* c) {
```

```
// Set up a DPC++ device queue
queue q(selector);
```

```
// Setup buffers for input and output vectors
buffer buf_a(a, range<1>(N));
buffer buf_b(b, range<1>(N));
buffer buf_c(c, range<1>(N));
```

```
//Submit Command group function object to the queue
q.submit([&](handler &h){
```

```
//Create device accessors to buffers
accessor a(buf_a, h, read_only);
accessor b(buf_b, h, read_only);
accessor c(buf_c, h, write_only);
```

```
//Dispatch the kernel
h.single_task<VectorAdd>([=]() {
   for (int i = 0; i < kSize; i++) {
      c[i] = a[i] + b[i];
   }
});
});</pre>
```

DPC++ Simple Program Walk-Through

Step 1: Create a device selector targeting the FPGA

Step 2: Create a device queue, using the FPGA device selector

Step 3: Create buffers

Step 4: Submit a command group for execution

```
void dpcpp_code(int* a, int* b, int* c) {
```

```
// Set up a DPC++ device queue
queue q(selector);
```

```
// Setup buffers for input and output vectors
buffer buf_a(a, range<1>(N));
buffer buf_b(b, range<1>(N));
buffer buf_c(c, range<1>(N));
```

```
//Submit Command group function object to the queue
q.submit([&](handler &h){
```

```
//Create device accessors to buffers
accessor a(buf_a, h, read_only);
accessor b(buf_b, h, read_only);
accessor c(buf_c, h, write_only);
```

```
//Dispatch the kernel
h.single_task<VectorAdd>([=]() {
   for (int i = 0; i < kSize; i++) {
      c[i] = a[i] + b[i];
   }
});
});</pre>
```

DPC++ Simple Program Walk-Through

Step 1: Create a device selector targeting the FPGA

Step 2: Create a device queue, using the FPGA device selector

Step 3: Create buffers

Step 4: Submit a command for execution

Step 5: Create buffer accessors so the FPGA can access the data

```
void dpcpp_code(int* a, int* b, int* c) {
```

```
// Set up a DPC++ device queue
queue q(selector);
```

```
// Setup buffers for input and output vectors
buffer buf_a(a, range<1>(N));
buffer buf_b(b, range<1>(N));
buffer buf_c(c, range<1>(N));
```

```
//Submit Command group function object to the queue
q.submit([&](handler &h){
```

```
//Create device accessors to buffers
accessor a(buf_a, h, read_only);
accessor b(buf_b, h, read_only);
accessor c(buf_c, h, write_only);
```

```
//Dispatch the kernel
```

```
h.single_task<VectorAdd>([=]() {
   for (int i = 0; i < N; i++) {
      c[i] = a[i] + b[i];
   }
});
</pre>
```

DPC++ Simple Program Walk-Through

Step 1: Create a device selector targeting the FPGA

Step 2: Create a device queue, using the FPGA device selector

Step 3: Create buffers

Step 4: Submit a command for execution

Step 5: Create buffer accessors so the FPGA can access the data

Step 6: Send a kernel for execution

```
void dpcpp_code(int* a, int* b, int* c) {
```

```
// Set up a DPC++ device queue
queue q(selector);
```

```
// Setup buffers for input and output vectors
buffer buf_a(a, range<1>(N));
buffer buf_b(b, range<1>(N));
buffer buf_c(c, range<1>(N));
```

```
//Submit Command group function object to the queue
q.submit([&](handler &h){
```

```
//Create device accessors to buffers
accessor a(buf_a, h, read_only);
accessor b(buf_b, h, read_only);
accessor c(buf_c, h, write_only);
```

```
//Dispatch the kernel
h.single_task<VectorAdd>([=]() {
   for (int i = 0; i < N; i++) {
      c[i] = a[i] + b[i];
   }
});
});</pre>
```

DPC++ Simple Program Walk-Through

Step 1: Create a device selector targeting the FPGA

Step 2: Create a device queue, using the FPGA device selector

Step 3: Create buffers

Step 4: Submit a command for execution


Step 5: Create buffer accessors so the FPGA can access the data

Step 6: Send a kernel for execution

Done!

The contents of buf_c are copied to *c when the function finishes

(because of the buffer destruction of buf_c)



Kernel Execution Order

Β

IA

, Α

Α

Kernel 4

Program

completion

Β


= data Kernels can dependence execute at the same time В • If no data Kernel 3 dependences

- Accessors are used to determine dependences
- Execution ordering is automatically determined

Asynchronous Host/Kernel Execution

 The execution of the host code is asynchronous to what is being executed on the accelerator

 If you need synchronization, you must impose that yourself



Synchronization Method 1: Host Accessor

- In the command scope, accessors are created for the accelerator
- In the application scope, accessors are created for the host
- A host accessor creates a dependency node in the execution graph
 - Execution at the host is blocked until the data is ready

```
int main() {
  constexpr int N = 100;
  auto R = range<1>(N);
  std::vector<double> v(N, 10);
  queue q;
  buffer<double, 1> buf(v.data(), R);
```

```
q.submit([&](handler& h) {
  auto a = buf.get_access<access::mode::read_write>(h);
```

```
h.parallel_for(R, [=](id<1> i) {
a[i] -= 2;
```

```
Command
Scope
```

Scope

auto b = buf.get_access<access::mode::read>();
for (int i = 0; i < N; i++)
std::cout << v[i] << "\n";
Application</pre>

return 0;

});

Synchronization Method 2: Buffer Destruction

- Buffer creation happens within a separate function scope
- When execution advances beyond this function scope, buffer destructor is invoked
- Relinquishes ownership of data and copies back the data to the host memory
- Scope can also be created with simple use of { }

```
#include <CL/sycl.hpp>
constexpr int N=100;
using namespace cl::sycl;
```

```
void dpcpp_code(std::vector<double> &v, queue &q){
    auto R = range<1>(N);
    buffer<double, 1> buf(v.data(), R);
    q.submit([&](handler& h) {
        auto a = buf.get_access<access::mode::read_write>(h);
        h.parallel_for(R, [=](id<1> i) {
            a[i] -= 2;
            });
    });
}
```

int main() {
 std::vector<double> v(N, 10);
 queue q;
 dpcpp_code(v,q);
 for (int i = 0; i < N; i++)
 std::cout << v[i] << "\n";
 return 0;
}</pre>


Unified Shared Memory

- USM => unified virtual address space
 - Any pointer value returned by a USM allocation routine is valid on the device
 - Three different types of allocations are defined
 - Device data on device, must be explicitly transferred, not accessible from host
 - Host data on host, accessible from device
 - Shared data on host and/or on device, runtime managed data movement
 - Host allocation ideal for streaming applications at interface speed

562 d q.	submit([&](handler& h) {
563 p	h.single_task <paralleladdkernel>([=]() [[intel::kernel_args_restrict]] {</paralleladdkernel>
564	
565	<pre>host_ptr<int> in(in_host);</int></pre>
566 567	<pre>host_ptr<int> out(out_host);</int></pre>
568	int i cnt = $0;$
569	
570	// Init regs to zero
571	[[intel::fpga_register]] std::array <int, 16=""> raw_data;</int,>
572	<pre>#pragma unroll</pre>
573 574	<pre>for (int i = 0; i < 16; i++) { raw_data[i] = 0; }</pre>
575	[[intel::fpga register]] std::array <int, 8=""> add data;</int,>
576	<pre>#pragma unroll</pre>
577	<pre>for (int i = 0; i < 8; i++) { add data[i] = 0; }</pre>
578	
579	
580 581	// Run over all CI e
581 E	<pre>// Run over all CLs while(i cnt < iterations) {</pre>
583	
584	// Load complete CL in one clock cycle, (same for PCIe and DDR4)
585	<pre>#pragma unroll</pre>
586 🖨	for (uint $idx = 0$; $idx < 16$; $idx++$) {
587 自	
588 589 -	<pre>raw_data[idx] = in[idx + i_cnt*16]; }</pre>
590 -	
591	
592	<pre>add_data[0] = raw_data[0] + raw_data[8];</pre>
593	<pre>add_data[1] = raw_data[1] + raw_data[9];</pre>
594	<pre>add_data[2] = raw_data[2] + raw_data[10];</pre>
595 596	<pre>add_data[3] = raw_data[3] + raw_data[11]; add_data[4] = raw_data[4] + raw_data[12];</pre>
596	<pre>add_data[4] = raw_data[4] + raw_data[12]; add_data[5] = raw_data[5] + raw_data[13];</pre>
598	add data[6] = raw data[6] + raw data[14];
599	add_data[7] = raw_data[7] + raw_data[15];
600	
601	// Write results back with half CL, as we can write and read
602	<pre>// a CL per clock cycle this will create no bottleneck ####################################</pre>
603 604 🛱	<pre>#pragma unroll for (uint idx = 0; idx < 8; idx++) {</pre>
605 E	for (and fax = 0) fax $\langle 0 \rangle$ fax++) (
606	<pre>out[idx + i cnt*8] = add data[idx];</pre>
607 -	}
608 -	1
609	
610 611	i ontil.
612	i_cnt++;
613 -	}
614	
615 -));
616 - })	.wait();


Learn More About DPC++

- Download DPC++ book for free
 - <u>https://link.springer.com/book/10.1</u> 007%2F978-1-4842-5574-2



DPC++ Training Modules

 <u>https://devcloud.intel.com/oneapi/g</u> <u>et_started/baseTrainingModules/</u>



OneAPI Development Flow for FPGAs

Getting Started with oneAPI on an FPGA




Note: Developers using custom platforms should <u>download</u> the Intel[®] FPGA Add-on for Intel[®] Custom Platforms with the respective Intel[®] Quartus[®] version and obtain a BSP from their 3rd part platform vendor.

Installing oneAPI


- Get started by visiting the Intel[®] Software Developer Zone landing page for the Intel[®] oneAPI Toolkits
 - <u>https://software.intel.com/en-us/oneapi</u>
- Get the Intel[®] oneAPI Base Toolkit for Linux*
 - Supports compiles for emulation and the optimization report
- Install the Intel[®] FPGA Add-on for oneAPI Base Toolkit
 - Needed for compiles to FPGA hardware
 - Contains Intel[®] Quartus[®] Prime software "under the hood," be sure to comply to required versions of operating system

FPGA Development Flow for oneAPI Projects

- FPGA Emulator target (Emulation)
 - Compiles in seconds
 - Runs completely on the host
- Optimization report generation
 - Compiles in seconds to minutes
 - Identify bottlenecks
- FPGA bitstream compilation
 - Compiles in hours
 - Enable profiler to get runtime analysis



Anatomy of a dpcpp Command Targeting FPGAs



Emulation

Does my code give me the correct answers?

Seconds of Compilation

Quickly generate code that runs on the x86 host to emulate the FPGA Developers can:

- Verify functionality of design through CPU compile and emulation.
- Identify quickly syntax and pointer implementation errors for iterative design/algorithm development.
- Enable deep, system-wide debug with Intel® Distribution for GDB.
- Functional debug of SYCL code with FPGA extensions.

Emulation Command

dpcpp -fintelfpga <source_file>.cpp -DFPGA_EMULATOR





Minutes of Compilation

Where are the bottlenecks?

Quickly generate a report to guide optimization efforts

Developers can:

- Identify any memory, performance, data-flow bottlenecks in their design.
- Receive suggestions for optimization techniques to resolve said bottlenecks.
- Get area and timing estimates of their designs for the desired FPGA.

Command to Produce an Optimization Report

Two Step Method: dpcpp -fintelfpga<source_file>.cpp -c -o <file_name>.o dpcpp -fintelfpga<file_name>.o -fsycl-link -Xshardware One Step Method: dncpp -fintelfpga<source_file>_cpp -fsycl-link -Xshardwar

dpcpp -fintelfpga<source_file>.cpp -fsycl-link -Xshardware

The default value for -fsycl-link is -fsycl-link=early which produces an early image object file and report

 A report showing optimization, area, and architectural information will be produced in <file_name>.prj/reports/

Bitstream Compilation



Runs Intel Quartus Prime Software "under the hood" (no licensing required)

Developers can:

- Compile FPGA bitstream for their design and run it on an FPGA.
- Attain automated timing closure.
- Obtain in-hardware verification.
- Take advantage of Intel[®] VTune[™] Profiler for real-time analysis of design.

Compile to FPGA Executable with Profiler

Two Step Method:

dpcpp -fintelfpga<source_file>.cpp -c -o <file_name>.o
dpcpp -fintelfpga<file_name>.o -Xshardware -Xsprofile

One Step Method:

dpcpp -fintelfpga<source_file>.cpp -Xshardware -Xsprofile

The profiler will be instrumented within the image and you will be able to run the executable to return information to import into Intel® Vtune Amplifier.

To compile to FPGA executable without profiler, leave off –Xsprofile.

Compiling FPGA Device Separately and Linking

- In the default case, the DPC++ Compiler handles generating the host executable, device image, and final executable
- It is sometimes desirable to compile the host and device separately so changes in the host code do not trigger a long compile

Partition code

has_kernel.cpp

host_only.cpp

Then run this command to compile the FPGA image: dpcpp -fintelfpga has_kernel.cpp -fsycl-link=image -o has_kernel.a -Xshardware This command to produce an object file out of the host only code: dpcpp -fintelfpga host_only.cpp -c -o host_only.o

This command to put the object files together into an executable: dpcpp -fintelfpga has_kernel.a host_only.o -o executable.fpga

This is the long

Porting OpenCL code to oneAPI

- Same programming flow => easy porting
- Migration guidelines available at <u>https://www.intel.com/content/www/us/en/develop/documentation/migrate-opencl-fpgadesigns-to-dpcpp/top.html</u>

OpenCL	oneAPI
Kernel uses C99	Kernel uses DPC++
Autorun kernel	No autorun kernel but easy workaround available
Buffer read/write access is from the host point of view	Buffer access is from the device point of view
Buffers with clEnqueueWriteBuffer or USM buffers	Buffers and accessors controlled by SYCL runtime or USM pointers
Programming file AOCX separated from host executable	Single executable combining FPGA programming file and host executable – fat binary
VTune profiling only from host system	VTune profiling from host and kernel system

Intel[®] VTune™

Start

- Add –Xsprofile to the set of flags in Makefile of hardware compile
- Start VTune with root rights and configure analysis CPU/FPGA

Configure Analysis 🛍		INTEL VTUNE PROFILER
Local Host 👻		CPU/FPGA Interaction -
Launch Application -		Analyze CPU/FPGA interaction issues through these ways: 1. Focus on the kernels running on the FPGA. 2. Identify the most time-consuming kernels. 3. Look at the corresponding metrics on the device side (like Occupancy or Stalls). 4. Correlate with CPU and platform profiling data. Learn more CPU sampling interval, ms
Specify and configure your analysis target: an application or a script to execute.		Collect stacks
Application:		FPGA profiling data source
/data_f/cfaerber/H2020/Aggregation/aggregation.fpga	0 1	AOCL Profiler •
Application parameters:		Path to .aocx or host binary file
10000000	ତ	
✓ Use application directory as working directory		FPGA readback period
Advanced	>	0
		FPGA no temporal
		FPGA no memory transfers
		Details

Intel[®] VTune™

- Kernel schedule in respect to host
- FPGA utilization
- PCIe BW
- DRAM BW

Analysi	s Configuration	Collectio	n Log	Summary	Bottom-up	Platform			
,	𝒫 : ╋ ━ :_s10_usm	r F	1700ms		Oms	1800ms paralleladdKernel paralleladdKernel	1900ms	1950ms	GPU Computing Queue GPU Computing Task GPU Computing Queue
	p) (TID: 106957) p) (TID: 106965)								 Thread Running Context Switches Preemption Synchronization
	GA Utilization								CPU Time
	alleladdKernel global read ("ag	areaati							 Computing Task FPGA Utilization Computing Task Count Unknown
	Compute Unit 0	gregam							Computing Task / Modulet Computing Co
•_	_global_write ("ag Compute Unit 0	gregati							 ✓ → Stalls (%) ✓ → Occupancy (%) ✓ → Idle (%) ✓ → Activity (%)
▼_	_loop ("aggregatic	on.cpp"							CPU Time
	Compute Unit 0								 PCle Bandwidth Average Bandwidth, .
CPL	J Time					-			 Average Bandwidth, . Mead m Write
▶ pac	:kage_1	19007.754							✓ ← Total, MB/sec
▶ pac	kage_0	19007.754							DRAM Bandwidth Average Bandwidth, Arerage Bandwidth, Read Write
▶ pac	kage_1	20.583	_						Total, GB/sec
▶ pac	kage_0	20.583					 		

Intel[®] VTune™

- Performance counters inside kernel
- Bottleneck inside kernel visible
- Utilization of resources and throughput of each loop in kernel

CPU/FPG/	A Interaction CPU/FPGA Interaction 🔹 🕐 🛱						
Analysis Config	uration Collection Log Summary Bottom-up Platform aggregation.cpp $ imes$						
Source	Assembly II = $\delta \overline{\tau}$ $\delta \bullet$ $\delta \bullet$						
					敊 Device Metri	ics	
Source Line 🛦	Source	>>	>>	>>	>>	Data	Transferred
Source Line A	Source	Stalls (%)	Occupancy (%)	Idle (%)	Activity (%)	Data Transfer Size	Average Bandwidth, GB/s
693	q.submit([&](handler& h) {						
694	h.single_task <paralleladdkernel>([=]() [[intel::kernel_args_restrict]] {</paralleladdkernel>						
695							
696	<pre>host_ptr<int> in(in_host);</int></pre>						
697	host_ptr <int> out(out_host);</int>						
698							
699	<pre>int i_cnt = 0;</pre>						
700							
701	// Init regs to zero						
702	[[intel::fpga_register]] std::array <int, 16=""> raw_data;</int,>						
703	#pragma unroll						
704	for (int i = 0; i < 16; i++) { raw_data[i] = 0; }						
705							
706	[[intel::fpga_register]] std::array <int, 8=""> add_data;</int,>						
707	#pragma unroll						
708	for (int i = 0; i < 8; i++) { add_data[i] = 0; }						
709							
710							
711							
712	// Run over all CLs						
713	<pre>while(i_cnt < iterations) {</pre>	0.0%	60.4%	0.0%	0.0%	0 B	0.00
714							
715	// Load complete CL in one clock cycle, (same for PCIe and DDR4)						
716	#pragma unroll						
717	for (uint idx = 0; idx < 16; idx++) {						
718	{						
719	<pre>raw_data[idx] = in[idx + i_cnt*16];</pre>	13.5%	61.8%	31.9%	61.8%	799.9 MB	12.64
720	}						
721	}						
722							
723	add_data[0] = raw_data[0] + raw_data[8];						
724	add_data[1] = raw_data[1] + raw_data[9];						
725	add_data[2] = raw_data[2] + raw_data[10];						
726	add_data[3] = raw_data[3] + raw_data[11];						
727	<pre>add_data[4] = raw_data[4] + raw_data[12];</pre>						
728	add_data[5] = raw_data[5] + raw_data[13];						
729	<pre>add_data[6] = raw_data[6] + raw_data[14];</pre>						
730	add_data[7] = raw_data[7] + raw_data[15];						
731							
732	//Write results back with half CL, as we can write and read a CL \mathfrak{p}						
733	#pragma unroll						
734	for (uint idx = 0; idx < 8; idx++) {						
735	{						
736	<pre>out[idx + i_cnt*8] = add_data[idx];</pre>	6.8%	61.8%	35.1%	61.8%	400.2 MB	6.32
737	}						

Use of RTL Libraries for FPGA in oneAPI

- Create a static library file using RTL
 - fpga_crossgen: rtl -> object
 - fpga_libtool: objects -> library

Files needed:

- RTL wrapper
- XML description
- Emulation model file (SYCL-based)


RTL design constraints:

• RTL module must have a clock port, a resetn port, and Avalon® streaming interface input and output ports

Library Toolchain Creation Process

- A single pair of ready and valid logic must control all the inputs
- Declare the RTL module as stall-free if possible
- Include library file to use the functions inside your SYCL* kernels.


dpcpp -fintelfpga main.cpp lib.a



FPGA Hardware for oneAPI



FPGA Boards and Board Support Packages



To interface with computers, FPGAs must be mounted onto boards

Boards provide:

power and thermal management

memory

physical interfaces between the FPGA and other devices

Board Support Packages (BSPs) => interface between boards and the Intel oneAPI compiler

A BSP consists of:


software layers (card drivers, card management code)

a precompiled FPGA hardware design implementing memory and physical interfaces and card management logic


The FPGA design implementing the kernel(s) is stitched by the compiler into the framework provided by the BSP

Intel® FPGA Cards Available for use with oneAPI










Example of Intel® Agilex® FPGA Card with oneAPI




Bittware®: IA-840F

FPGA supported Technologies


FPGA Advantages

- UPI (coming soon: CXL)
 - Cache-coherent, high bandwidth and low latency interface
 - Memory extension with DDR4/DDR-T
- High Bandwidth Memory
 - In package 16GB HBM2, up to 512GB/s
- IKL FPGA to FPGA connection
- Network interfaces

Intel[®] S10DX



Bittware[®]: 520N-MX



Introduction to ntel[®] DevCloud



Intel® DevCloud

- Free cloud environment for learning and project prototyping
- Complimentary access to a wide range of Intel[®] architectures (including FPGAs)
- Pre-installed Intel[®] optimized frameworks, tools, and libraries

Intel® DevCloud

- Sign up here:
 - <u>https://software.intel.com/devcloud</u>
 - Account for 120 days
 - Intel[®] oneAPI environment preinstalled and ready for use
 - Nodes with cards installed in the group fpga_runtime
 - Nodes with extra memory for full FPGA compiles in the group fpga_compile

intel products support solutions developers partners						
Create an Intel® DevCloud Account Sign up for immediate access to the latest Intel technology without downloads or hardware setup. Intel Employee? Create account here All fields are required except any fields specifically marked as optional.						
Basic Contact Information						
First Name	Last Name					
Email Address	Username					
Password	Confirm Password					
Country/Region ~						
	Next Step					
More About you						
Terms and Conditions						

Use the Intel® DevCloud

- SSH to gateway
- Or Jupyter Notebooks via browser
- Job queue for compile and run
 - Job output into log file
- Access to single node also possible
- Session time limit: default : 6hrs max : 24hrs
- Many samples and tutorials in Git repo

https://github.com/oneapi-src/oneAPIsamples/tree/master/DirectProgrammin g/DPC%2B%2BFPGA

Edit View Run Kernel Tabs Settings Help Log Out Welcome.ipynb \times X 💵 u92741@login-2: ~ 1 C °o: B + X □ □ ▶ ■ C → Markdown ∨ Python 3.8 (Intel® oneAPI) () Filter files by name Q 0 / H2020 / Welcome to Jupyter Notebooks on the Intel . Last Modified Name **DevCloud for oneAPI Projects!** oneAPI example TVL.prj 4 days ago 🗅 Makefile 4 days ago This document covers the basics of the JupyterLab access to the Intel DevCloud for oneAPI Projects. It is not a oneAPI_example_TVL.cpp 4 days ago tutorial on the JupyterLab itself. Rather, we will run through a few examples of how to use the computational 🗅 oneAPI_example_TVL.fpga 4 days ago resources available on the DevCloud beyond the notebook. 🗅 oneAPI example TVL.fpga emu 21 days ago The diagram below illustrates the high-level organization of the DevCloud. This tutorial explains how to navigate 🗅 opt.log 21 days ago this organization. Intitled.ipynb 2 hours ago Cloud Browsers Notebook Notebook Notebook server #1 (Firefox, Safari Chrome.... Notebook Notebook Login Node Job Computational .Io Queue Computational Job Internet Available for Job Linux (Terminal) OS X (Termin Available for Jol Storage Server /home, /glob WinSCP FileZilla Available for Job Service Terms 💁 3 🤨 Python 3.8 (Intel® oneAPI) | Idle Mode: Command 🛞 Ln 1, Col 1 Welcome.ipynb Simple O Saving completed

💭 Jupyter Notebooks

Intel® DevCloud – Available FPGA Hardware

What are you trying to use the Devcloud for?

Arria 10 PAC - RTL AFU, OpenCL
 Arria 10 - OneAPI, OpenVINO
 Stratix 10 - RTL AFU, OpenCL
 Stratix 10 - OneAPI
 Emulation

6) Compilation (bitstream creation)

Coming soon: Agilex cards with OneAPI support







Summary

FPGA compute acceleration with Intel® oneAPI

- Intel[®] oneAPI enables software engineers to use easily Intel FPGAs as compute accelerators without deep FPGA knowledge
- Unified programming model for different device types is making port between devices simple
- Modern programming language (DPC++)
- Support of industry standard debug and optimization tools like GDB, Intel[®] VTune[™]
- Including optimized RTL blocks as libraries
- Test easily in Intel[®] DevCloud [©]
- Let your use case also benefit from Intel[®] oneAPI FPGA compute acceleration

oneAPI



#