



ESSPER: FPGA Cluster for Researches on Reconfigurable HPC with Supercomputer Fugaku

Kentaro Sano

RIKEN Center for Computational Science (R-CCS)

Introduce Myself : Kentaro Sano

Hiring researchers:
**R-CCS2105 or
R-CCS2022**

RIKEN Center for Computational Science

- ✓ Develop and operate **Supercomputer Fugaku**
- ✓ Facilitate leading edge infrastructures for research based on supercomputers
- ✓ Conduct cutting-edge research on HPC




Leader, Processor Research Team

- ✓ Exploration of future HPC architectures
- ✓ Advanced use of present HPC systems




Joint Laboratory at Tohoku University

- ✓ Visiting Professor
- "Advanced Computing Systems Lab"



Goal and Roadmap of Processor Research Team

Establish HPC architectures suitable for Post-Moore Era



Advancement of Fugaku


This talk

- ✓ Functional extension with FPGAs and eco-system
- ✓ System software and apps of task-flow computing




Exploration of New HPC Architectures

- ✓ Novel accelerators based on data-flow model (CGRA)
- ✓ System architectures



Near-sensor / Near-storage Processing

- ✓ FPGA-based processing for X-ray imaging detector




Exploration for Novel Computing Principle

- ✓ Specialized hardware design for quantum error correction

Outline

- Introduction
- **ESSPER** : Proof-of-Concept FPGA Cluster System
- How to Program?
- Inter-FPGA Network
- Summary



ESSPER: FPGA Cluster System

Introduction

- Accelerators for higher power-efficiency

- ✓ System power is the most critical issue.
- ✓ Standard CPUs are not sufficient.
Accelerators (**Accs**) for higher performance per power

- Reconfigurable computing with FPGAs



- ✓ GPUs are popular as gen-purpose Accs.
- ✓ More specialized, higher efficiency.
But we also need flexibility. **FPGAs!**

- Prototype FPGA Cluster “ESSPER”

- ✓ Proof-of-concept system to evaluate functional extension of Fugaku.
- ✓ Challenges:

What architecture?
How to program?

[<https://top500.org>]



What's FPGA?

- **Reconfigurable device**



- ✓ Allow you to construct any circuits

- **Array of hardware "blocks"**

- ✓ Logic blocks
 - ✓ Memory blocks
 - ✓ DSP blocks (integer, floating-point)
 - ✓ I/O blocks (mem I/F, PCIe, HSSI)
 - ✓ SW blocks and wires
 - ✓ Clock trees, etc.

- **Recent FPGA**


- ✓ Sufficiently big for system-on-chip
 - ✓ Specialized hardware for HPC



FPGA's High Potentials for HPC

The state-of-the-art FPGA

- ✓ High-performance **operation**
- ✓ High-bandwidth **external memories**
- ✓ Ultra high-bandwidth **on-chip memories**
- ✓ Fast **inter-device communication**



Intel Stratix 10 FPGA (14nm)

- 5760 floating-point DSPs
- comparative to CPU, GPU (DDR4, HBM2)
- aggregate ~**1000 TB/s**
- multiple tx / rx of 100 Gbps


Use cases in data-centers, cloud, or HPC

- ✓ *Microsoft Catapult, AWS EC2 F1, Alibaba Cloud, Tencent Cloud, Huawei Cloud*
- ✓ *Tsukuba U Cygnus, Paderborn U Noctua*



Intel Agilex FPGA

More advanced
next-generation
7nm FPGA
in a few years



**Promising not only for computing,
but also for data movement**

Motivation and Objective


- **Challenges of FPGA based HPC**

- ✓ How to program with sufficient **customizability**
- ✓ How to **scale performance** with multiple FPGAs
- ✓ How to use FPGAs w/ existing systems (**interoperability**)

- **Objective**


To find appropriate architecture & programming environment of FPGA cluster for HPC

- ✓ Design and implement a system stack with hardware and software
- ✓ Prototype FPGA Cluster for Proof-of-Concept
- ✓ Study application use cases



What is Appropriate for Programming FPGAs?

Gradual transition of different levels







ESSPER

Elastic and Scalable System
for High-Performance Re-
configurable Computing

ESSPER : **FPGA Cluster Prototype**

System Configuration of Fugaku



16 nodes
43+ TF

48 nodes
129+ TF



384 nodes
1+ PF

158,976 nodes
537 PF @ FP64
(414 racks)

Photos & figs by Fujitsu

Elastic and Scalable System for High-PErformance Reconfigurable Computing

Experimental prototype
for research on functional extension with FPGAs




Elastic and Scalable System for High-PErformance Reconfigurable Computing




Architecture of ESSPER

Goal

- ✓ Technical investigation for functional extension of Fugaku.



Hardware Organization of ESSPER



Various servers

- CAD servers
- Storage server
- ARM servers

CPU - FPGA network


- 100G Infiniband
- Software-bridged driver (R-OPAE)

FPGA cluster


- FPGA host servers (x86)
- FPGA boards
- Inter-FPGA network

FPGA SoC


- **AFU Shell design**
- **FPGA object class as HAL**
- **Programming by HLS, DSL**



Hardware Organization of ESSPER



FPGA System-on-Chip




Intel FPGA PAC D5005

- ✓ *Intel Stratix 10 FPGA (14nm)*
- ✓ *2753K LEs, 229 Mb BRAMs*
- ✓ *5760 FP DSPs (7TF @ 600MHz)*
- ✓ 8GB DDR4 x 4ch
- ✓ PCIe Gen3 x16
- ✓ 2x QSFP28 (100Gb/s)

FIM (FPGA Interface Manager)

- ✓ Fixed region including I/F

FPGA System-on-Chip



Intel FPGA PAC D5005

- ✓ Intel Stratix 10 FPGA (14nm)
- ✓ 2753K LEs, 229 Mb BRAMs
- ✓ 5760 FP DSPs (7TF @ 600MHz)
- ✓ 8GB DDR4 x 4ch
- ✓ PCIe Gen3 x16
- ✓ 2x QSFP28 (100Gb/s)


FIM (FPGA Interface Manager)

- ✓ Fixed region including I/F

AFU (Acceleration Function Unit)

- ✓ Reconfigurable region

FPGA System-on-Chip



Intel FPGA PAC D5005

- ✓ *Intel Stratix 10 FPGA (14nm)*
- ✓ *2753K LEs, 229 Mb BRAMs*
- ✓ *5760 FP DSPs (7TF @ 600MHz)*
- ✓ 8GB DDR4 x 4ch
- ✓ PCIe Gen3 x16
- ✓ 2x QSFP28 (100Gb/s)

FIM (FPGA Interface Manager)

- ✓ Fixed region including I/F



AFU (Acceleration Function Unit)

- ✓ Reconfigurable region

AFU Shell (SoC)

- ✓ Application modules and their interfaces (own development)


AFUShell



AFU Shell (SoC)

- ✓ Application modules and their interfaces (own development)

Embed your own Computing Core in AFU Shell



Memory-mapped Computing Core

- Connected to DDR4 memory controllers
- Autonomously read & write DDR4 to compute
- Computation with complex data structures

Stream Computing Core

- Connected to crossbar for data streams
- Passively compute with given data stream
- Pipelined computation at high throughput

Cores are programmed by using


- HLS (high-level synthesis) with C++,
- HDL (hardware description language), or
- Others (DSL, chisel, etc.)



How to Program

Programming Tool Flow


oneAPI will be considered in the future.



Programming Example with High-Level Synthesis (HLS)

Example: Vector-add module

- Concurrently-working hardware modules
 - ✓ Reader task module
 - ✓ Writer task module
 - ✓ Vector-add task module
- Top module
 - ✓ Control-status registers
- Program host software separately



HLS Code for Vector-add

```


FIFOs
struct pipe_width_float
{
    float data[16];
};

// ihc::pipe
ihc::pipe<input_pipe_id<1>, pipe_width_float, pipe_depth> pipe_a;
ihc::pipe<input_pipe_id<2>, pipe_width_float, pipe_depth> pipe_b;
ihc::pipe<input_pipe_id<3>, pipe_width_float, pipe_depth> pipe_c;

// Avalon-MMでDDRからデータを読んできて、FIFOに入れるtask
void mm_reader(avmm_master_port<float, 1> *a,
                avmm_master_port<float, 2> *b,
                uint32_t N, uint32_t stride_a, uint32_t stride_b)
{
#pragma unroll
    for (uint32_t i = 0; i < N; i += pipe_width)
    {
        pipe_width_float inputA, inputB;
#pragma unroll
        for (uint32_t j = 0; j < pipe_width; j++)
        {
            uint32_t index = (i + j);
            inputA.data[j] = (*a)[index * stride_a];
            inputB.data[j] = (*b)[index * stride_b];
        }
        pipe_a.write(inputA); // 16個データが来るまで待つことになる
        pipe_b.write(inputB);
    }
}

```

Reader task




Programming Example with High-Level Synthesis (HLS)

Example: Vector-add module

- **Concurrently-working hardware modules**
 - ✓ Reader task module
 - ✓ Writer task module
 - ✓ Vector-add task module

- **Top module**
 - ✓ Control-status registers
- **Program host software separately**



HLS Code for Vector-add 2 of 2

Main function

Top module

```
component hls_avalon_slave_component
void mm_master_component()
    hls_avalon_slave_register_argument avmm_master_port<float, 1> &a,
    hls_avalon_slave_register_argument avmm_master_port<float, 2> &b,
    hls_avalon_slave_register_argument avmm_master_port<float, 3> &c,
    hls_avalon_slave_register_argument uint32_t N,
    hls_avalon_slave_register_argument uint32_t stride_a,
    hls_avalon_slave_register_argument uint32_t stride_b,
    hls_avalon_slave_register_argument uint32_t stride_c)
{
    ihc::launch<mm_reader>(&a, &b, N, stride_a, stride_b);
    ihc::launch<mm_writer>(&c, N, stride_c);
    ihc::launch<vector_add_part5_stride>(N);

    ihc::collect<vector_add_part5_stride>();
    ihc::collect<mm_writer>();
    ihc::collect<mm_reader>();
}
```

Instantiate

```
int main(int argc, char **argv)
{
    unsigned int TEST_SIZE = std::atoi(argv[1]);
    const uint32_t stride_size = 2;
    const uint32_t elem_size = TEST_SIZE * stride_size;

    float A[elem_size];
    float B[elem_size];
    float C[elem_size];

    // mm_master interface class instances
    avmm_master_port<float, 1> mm_A(A, sizeof(float) * elem_size);
    avmm_master_port<float, 2> mm_B(B, sizeof(float) * elem_size);
    avmm_master_port<float, 3> mm_C(C, sizeof(float) * elem_size);


    // prepare the input data
    for (uint32_t i = 0; i < elem_size; i++)
    {
        A[i] = static_cast<float>(i); //rand();
        B[i] = static_cast<float>(i); //rand();
    }

    // Run the component
    mm_master_component(mm_A, mm_B, mm_C, TEST_SIZE,
                        stride_size, stride_size, stride_size);

    return 0;
}
```

Programming Tool Flow

oneAPI will be considered in the future.



Host Code using "afushell_class"

HW details are abstracted.

- ✓ Addresses of modules
- ✓ Interface of service functions
- ✓ **Low-level control** still possible

App code is written simply.

- ✓ Instantiate **AFUShell** object
- ✓ Open object
- ✓ Use modules / services
 - *Crossbar*
 - *Hardware cycle-counter*
 - *DMA (Host-FPGA, FPGA-FPGA)*
 - *Computing core*
- ✓ Close object

```
int very_simple_example(void)
{
    uint32_t allCycles, validCycles, csr;
    uint64_t bytes = 1024*1024*64;
    char *begin_ptr = (char *)malloc(sizeof(char)*bytes);

    afush_class afush("AFUSH0", "AFUSH0:");
    <- Instantiate object

    if (!afush.open())
    {
        cout << "+" << afush.name << " was not opened. Abort\n";
        return 0;
    }

    afush.set_crossbar(CROSSBAR_RdmaSl3a_Sl3b2CompWdma, cout);
    afush.read_crossbar(cout);
    <- Set Crossbar

    // Blocking DMA transfers
    afush.dmaTransfer((uint64_t)begin_ptr, 0x8000000000, bytes, HOST_TO_FPGA);

    afush.reset_ccounter(cout);
    <- Use cycle-counter
    afush.dmaTransfer(0x00000000, 0x2000000000, bytes, FPGA_TO_FPGA);
    afush.read_ccounter(allCycles, validCycles, csr, cout);
    <- DMA Transfer


    afush.dmaTransfer(0x00000000, (uint64_t)begin_ptr, bytes, FPGA_TO_HOST);

    // Read and write a csr of your module
    cout << "==" << afush.mod[afush::ENTIRE_SPACE] << "\n"; // See memory map of "
    uint32_t val1 = 0x1234ABCD, val2; // "int" is NG.
    afush.mod[afush::ENTIRE_SPACE].writeMMIO32(0x00000340, val1); // crossbar write
    afush.mod[afush::ENTIRE_SPACE].readMMIO32(0x00000340, val2); // crossbar read

    afush.close(cout);
    <- Close device
    free(begin_ptr);

    return 1;
}
```


System Stack of ESSPER







Application Example using Inter-FPGA Network

Direct Connection Network (DCN)



- **100Gbps bidirectional connection x 2 on each board**
 - ✓ The output from the local memory and compute core can be directly transferred to the network.
 - ✓ Received data can also be input to the compute core or written to memory.



Stream Computing with a Ring Network




- Cascading multiple FPGAs in an one-direction ring
- Each FPGA continuously applies stream computing core (**SCC**) to a single data stream
- Latency-tolerant computing for large size data

Streamed Fluid Simulation with Multi FPGAs

2D Lattice Boltzmann Method (LBM)





input streams (6.4 GB/s)



output streams


2D LBM SPE

Cascading SPEs



Performance of 2D LBM with 100G DCN

Computational performance (FLOPS) when processing about 2GB data





On-going Research Projects Using ESSPER

On-going (Joint) Research Projects

Hardware

- ✓ Processor Team
- ✓ Kumamoto Univ

CGRA

AI Engine (ReNA)

System Software


- ✓ RIKEN
- ✓ Tohoku Univ

RPC for FPGAs


neoSYCL (on Fugaku)

Applications

- ✓ Univ of Tokyo
 - ✓ Meiji Univ
 - ✓ Processor Team
 - ✓ Nagasaki Univ
 - ✓ Hiroshima City U
 - ✓ Processor Team
 - ✓ JAIST
- Bayesian network analysis
3D FFT (presented later)
Fluid simulation
Convex method
Breadth First Search of Graph
Hardwired MNIST
Sound rendering



Riken CGRA (coarse-grained reconfigurable array)




AI Engine, ReNA

Design Space Exploration of CGRA (Riken)

FPGA emulator/overlay of coarse-grained reconfigurable array (CGRA) for HPC

- ✓ Processor Research Team, Riken R-CCS
- ✓ Exploring design space of CGRA for ASIC
 - Various configurations available with library modules such as FIFO, Mux, ALU
- ✓ CGRA compiler
 - (by Tokyo university)
 - Data-flow graph (DFG) of a loop kernel in OpenMP
 - Place and route by Genetic Algorithm
 - Benchmarking (Stencil, Convolution, FFT, etc.)
- ✓ Initial design completed
 - System Verilog
 - Verified by RTL simulation
 - Preparing for FPGA-based implementation



Overall structure of CGRA (size: parameterized)



Mapping examples on CGRAs (16x16, 8x16)

ReNA: Architecture for CNN Inference (Kumamoto U)

**Transplant Inference processor ReNA developed
for edge ASIC to FPGA**

- ✓ Laboratory of Prof. Iida @ Kumamoto U

- ✓ Achieve highly-scalable inference
with multiple FPGAs


 - Extend the processor over FPGAs
using inter-FPGA network

- ✓ 64x64 systolic array

 - FMA \times $64^2 = 8192$ parallel
 - Convolution and all-to-all computations
optimized by dedicated mappings
 - Various models available

- ✓ Initial implementation completed for single FPGA

- Verilog HDL




Architecture of ReNA


Architecture for Convex Hull Generation (Nagasaki U)

Acceleration of Convex Hull Generation with point clouds using multiple FPGAs

- ✓ Laboratory of Prof. Shibata @ Nagasaki U
- ✓ **Applications of Convex Hull**
 - Delaunay diagram construction/area estimation/registration/image processing, etc.
 - Object collision detection
 - Approximation of moving objects and obstacles in path planning
 - physics simulator
 - Real-time rendering of point clouds
- ✓ **Pipelining for higher throughput and lower latency than GPUs**
- ✓ **Initial implementation completed**
 - SystemVerilog
 - Comparison with Qhull software



Convex hull : The smallest convex set enclosing a point set





Architecture specialized for convex hull generation

Specialized Hardware for BFS by HLS (Hiroshima city U)

BFS Accelerator HyGTA

- ✓ Laboratory of Prof. Tanigawa
@ Hiroshima city U
- ✓ **Hybrid Graph Traversal Accelerator**
 - Hybrid algorithm combining **Top-down** and **Bottom-up** searches
- ✓ **Implement by HLS,**
demonstrate and evaluate with FPGA
- ✓ **Pipelining, latency hiding, efficient memory sub-system**
 - Pipelined BFS
 - Cache memory for adjacent-node data
 - Multi-banked bitmaps for visited-node record
 - Effective use of memory access patterns specific in BFS



Graph500 Ranking (BFS as of Nov, 2021)



RANK	MACHINE	SCALE	GTEPS
32	ENIAD (FPGA)	26	783.75

Specialized hardware for BFS
accelerator “HyGTA”


Task off-loading to FPGAs by own SYCL (Tohoku U)

neoSYCL : yet another SYCL implementation

- ✓ Laboratory of Prof. Takizawa @ Tohoku U
- ✓ neoSYCL originally developed for NEC Vector Processor
- ✓ Support FPGA and AFUShell of ESSPER
- ✓ Dynamic task scheduler
- ✓ Tasks can be off-loaded from Fugaku to FPGAs.



Task graph



Summary

Hiring researchers
& internship students

Goal

Explore new architectures & programming env.
with reconfigurable HPC

This project

ESSPER: Elastic and Scalable System for
High-Performance Reconfigurable Computing

PoC for

- Programming with sufficient customizability
- Techniques to scale performance
- Interoperability with existing systems (*Fugaku*)

Future work

- ✓ More applications with multi-FPGAs
- ✓ System software for FPGAs incl. resource management
- ✓ Development of new FPGA board (Intel Agilex-M @7nm)

Looking forward to collaborating with you!

