

Scientific Computing Accelerated on FPGA

# Unified Shared Memory and External Function Interface with oneAPI

Suleyman Demirsoy



Copyright © 2022 Intel Corporation.

This document is intended for personal use only. Unauthorized distribution, modification, public performance, public display, or copying of this material via any medium is strictly prohibited



# Legal Notices and Disclaimers

For notices and disclaimers, visit [www.intel.com/PerformanceIndex](http://www.intel.com/PerformanceIndex) or scan the QR code:

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

# Agenda

- Motivation and Vision
- Unified Shared Memory
- External Function Interface

**1**  
**oneAPI**




# Our Vision

- Revolutionize next generation heterogeneous HPC and data management systems with coherent FPGA technologies in order to:
  - accelerate critical system and time-sensitive business tasks
  - get more work done per node for less power
  - better organize memory for quicker access to data in demand
- with familiar and easy to use development flows and C++ access methods.

# Abstracting the Access with oneAPI and CXL

## ▪ Datapaths of importance

- AFU  $\leftrightarrow$  Memory (CPU, FPGA)
- AFU  $\leftrightarrow$  Storage (Local, Remote)
- CPU  $\rightarrow$  AFU, Memory (FPGA)
- AFU  $\leftrightarrow$  Network



- Shared Memory and CXL protocol capabilities support these accesses.
- Inter Kernel Link (IKL) can be integrated to Open FPGA Stack.

# Universal Shared Memory

- USM
  - FPGA takes care about data transfers
  - Host Allocations
  - Shared Allocations
  - Device Allocations  
need: malloc\_device, memcpy or data transfer kernel
- USM **ideal** for streaming applications at interface speed!
- Without USM: Buffers with accessors - SYCL runtime controlled

```
562 | q.submit([&](handler& h) {  
563 |     h.single_task<parallelAddKernel>([=]() [[intel::kernel_args_restrict]] {  
564 |  
565 |         host_ptr<int> in(in_host);  
566 |         host_ptr<int> out(out_host);  
567 |  
568 |         int i_cnt = 0;  
569 |  
570 |         // Init regs to zero  
571 |         [[intel::fpga_register]] std::array<int, 16> raw_data;  
572 |         #pragma unroll  
573 |         for (int i = 0; i < 16; i++) { raw_data[i] = 0; }  
574 |  
575 |         [[intel::fpga_register]] std::array<int, 8> add_data;  
576 |         #pragma unroll  
577 |         for (int i = 0; i < 8; i++) { add_data[i] = 0; }  
578 |  
579 |  
580 |  
581 |         // Run over all CLs  
582 |         while(i_cnt < iterations) {  
583 |  
584 |             // Load complete CL in one clock cycle, (same for PCIe and DDR4)  
585 |             #pragma unroll  
586 |             for (uint idx = 0; idx < 16; idx++) {  
587 |                 {  
588 |                     raw_data[idx] = in[idx + i_cnt*16];  
589 |                 }  
590 |             }  
591 |  
592 |             add_data[0] = raw_data[0] + raw_data[8];  
593 |             add_data[1] = raw_data[1] + raw_data[9];  
594 |             add_data[2] = raw_data[2] + raw_data[10];  
595 |             add_data[3] = raw_data[3] + raw_data[11];  
596 |             add_data[4] = raw_data[4] + raw_data[12];  
597 |             add_data[5] = raw_data[5] + raw_data[13];  
598 |             add_data[6] = raw_data[6] + raw_data[14];  
599 |             add_data[7] = raw_data[7] + raw_data[15];  
600 |  
601 |             // Write results back with half CL, as we can write and read  
602 |             // a CL per clock cycle this will create no bottleneck  
603 |             #pragma unroll  
604 |             for (uint idx = 0; idx < 8; idx++) {  
605 |                 {  
606 |                     out[idx + i_cnt*8] = add_data[idx];  
607 |                 }  
608 |             }  
609 |  
610 |             i_cnt++;  
611 |         }  
612 |     }  
613 | };  
614 |  
615 | }).wait();  
616 |
```

# PCIe 3.0 – Host

- Calculate number of necessary cache lines
- malloc\_host to allocate host buffer
- Initialize input and output buffers
- After kernel finished read output buffer

```
234 ////////////////
235 // parallel_add
236 ////////////////
237
238 printf("\n \n ### parallel_add ### \n\n");
239
240 if(2*size % 16 == 0)
241 {
242     number_CL = 2*size / 16;
243 }
244 else
245 {
246     number_CL = 2*size / 16 + 1;
247 }
248 printf("Number CLs: %zd \n", number_CL);
249
250
251
252 if ((in = malloc_host<Type>(number_CL*16, q)) == nullptr) {
253     std::cerr << "ERROR: could not allocate space for 'in'\n";
254     std::terminate();
255 }
256 if ((out = malloc_host<Type>(number_CL*16/2, q)) == nullptr) {
257     std::cerr << "ERROR: could not allocate space for 'out'\n";
258     std::terminate();
259 }
260
261 // Init input buffer
262 for(int i=0; i< (number_CL*16); ++i)
263 {
264     if(i < 2*size)
265     {
266         if(i % 16 > 7)
267         {
268             in[i] = 5;
269         }
270         else
271         {
272             in[i] = 7;
273         }
274     }
275     else
276     {
277         in[i] = 0;
278     }
279 }
280
281 // Init output buffer
282 for(int i=0; i< (number_CL*16/2); ++i)
283 {
284     out[i] = 312;
285 }
```

# PCIe 3.0 – Kernel

## ■ USM


- FPGA takes care about data transfers
- Host pointers
- Iterate over complete cache lines
- Make sure you load/store one cache line per clock cycle to use interface BW
  - BW Fmax dependent

## ■ USM **ideal** for streaming applications at interface speed!

```
562 | q.submit([&](handler& h) {
563 |     h.single_task<parallelAddKernel>([=]() [[intel::kernel_args_restrict]] {
564 |
565 |         host_ptr<int> in(in_host);
566 |         host_ptr<int> out(out_host);
567 |
568 |         int i_cnt = 0;
569 |
570 |         // Init regs to zero
571 |         [[intel::fpga_register]] std::array<int, 16> raw_data;
572 |         #pragma unroll
573 |         for (int i = 0; i < 16; i++) { raw_data[i] = 0; }
574 |
575 |         [[intel::fpga_register]] std::array<int, 8> add_data;
576 |         #pragma unroll
577 |         for (int i = 0; i < 8; i++) { add_data[i] = 0; }
578 |
579 |
580 |
581 |         // Run over all CLs
582 |         while(i_cnt < iterations) {
583 |
584 |             // Load complete CL in one clock cycle, (same for PCIe and DDR4)
585 |             #pragma unroll
586 |             for (uint idx = 0; idx < 16; idx++) {
587 |                 {
588 |                     raw_data[idx] = in[idx + i_cnt*16];
589 |                 }
590 |             }
591 |
592 |             add_data[0] = raw_data[0] + raw_data[8];
593 |             add_data[1] = raw_data[1] + raw_data[9];
594 |             add_data[2] = raw_data[2] + raw_data[10];
595 |             add_data[3] = raw_data[3] + raw_data[11];
596 |             add_data[4] = raw_data[4] + raw_data[12];
597 |             add_data[5] = raw_data[5] + raw_data[13];
598 |             add_data[6] = raw_data[6] + raw_data[14];
599 |             add_data[7] = raw_data[7] + raw_data[15];
600 |
601 |             // Write results back with half CL, as we can write and read
602 |             // a CL per clock cycle this will create no bottleneck
603 |             #pragma unroll
604 |             for (uint idx = 0; idx < 8; idx++) {
605 |                 {
606 |                     out[idx + i_cnt*8] = add_data[idx];
607 |                 }
608 |             }
609 |
610 |             i_cnt++;
611 |         }
612 |     }
613 | };
614 |
615 | }).wait();
616 |
```

# Interface Bandwidth Comparison

## PCIe3.0 vs. DDR4



# Use of RTL Libraries for FPGA in oneAPI

- Create a static library file using RTL

- `fpga_crossgen: rtl -> object`
- `fpga_libtool: objects -> library`

Files needed:

- RTL wrapper
- XML description
- Emulation model file (SYCL-based)


RTL design constraints:

- RTL module must have a clock port, a resetn port, and Avalon® streaming interface input and output ports
- A single pair of ready and valid logic must control all the inputs
- Declare the RTL module as stall-free possible

- Include library file to use the functions inside your SYCL\* kernels.


```
dpcpp -fintel fpga main.cpp lib.a
```

Library Toolchain Creation Process




# Use of Library

- Create libraries from RTL or oneAPI source and call those library functions from User OpenCL code



# Development flow of creating RTL based call



# .xml File Format

```
<RTL_SPEC>
```

```
  <FUNCTION module="myadd_module" name="myadd">
```

```
    <ATTRIBUTES>
```

```
      <IS_STALL_FREE value="yes"/>
```

```
      <IS_FIXED_LATENCY value="yes"/>
```

```
      <EXPECTED_LATENCY value="3"/>
```

```
      <CAPACITY value="3"/>
```

```
      <HAS_SIDE_EFFECTS value="no"/>
```

```
      <ALLOW_MERGING value="yes"/>
```

```
    </ATTRIBUTES>
```

```
    <INTERFACE>
```

```
      <AVALON port="clock" type="clock"/>
```

```
      <AVALON port="resetn" type="resetn"/>
```

```
      <AVALON port="ivalid" type="ivalid"/>
```

```
      <AVALON port="iready" type="iready"/>
```

```
      <AVALON port="ovalid" type="ovalid"/>
```

```
      <AVALON port="oready" type="oready"/>
```

```
      <INPUT port="idata" width="64"/>
```

```
      <OUTPUT port="odata" width="32"/>
```

```
    </INTERFACE>
```

```
<REQUIREMENTS>
```

```
  <FILE name="dspba_library_package.vhd"/>
```

```
  <FILE name="dspba_library.vhd"/>
```

```
  <FILE name="dspba_library_ver.sv"/>
```

```
  <FILE name="dspba_sim_library_package.vhd"/>
```

```
  <FILE name="dspba_s10_optimized_package.vhd"/>
```

```
  <FILE name="dspba_s10_optimized.sv"/>
```

```
  <FILE name="./efi/efi_dut_safe_path_flat.vhd"/>
```

```
  <FILE name="./efi/efi_dut_addBlock_typeSFloatIEEE_23_8_typeSFloatIEEE_23_8_typeSFloatIEEE_23_8_80000a6354c2463a0c2462a5u.vhd"/>
```

```
  <FILE name="./efi/efi_dut.vhd"/>
```

```
  <FILE name="myadd_module.sv"/>
```

```
</REQUIREMENTS>
```

```
<RESOURCES>
```

```
  <ALUTS value="0"/>
```

```
  <FFS value="0"/>
```

```
  <RAMS value="0"/>
```

```
  <MLABS value="0"/>
```


```
  <DSPTS value="1"/>
```

```
</RESOURCES>
```

```
</FUNCTION>
```

```
</RTL_SPEC>
```

# DSP Builder for Intel FPGAs



- Define the data types
- Build your algorithm
- Specify target clock frequency for the right amount of pipelining
- Create all the collateral for library development

Software model generation

Enabled

Compiler:

Software model generation will also create an automated test bench (ATB) executable in the 'atb' subfolder. This executable tests the generated model by driving it with the input stimulus files and testing it against the output stimulus files created by Simulink.

The ATBs are recommended as a starting point for understanding how the generated software model might be integrated into an existing system.

HLD library function generation

Outputs a C wrapper for the generated software model, a System Verilog wrapper for the generated RTL and scripts for library compilation. Note that capacity will be assumed to be equal to latency, please adjust in the generated XML accordingly if this is not the case.

Enabled

Target:

Component type:

Pack valid in data struct       Variable latency

Instance count:



Note: The instance count can be modified after generation by defining the FUNCTION\_INSTANCE\_COUNT value during compilation.

Function Name:


# Integration of an RTL Module into the Pipeline Architecture

```
extern int myMod(int, int);
void kernel pe(global int* A,
               global int* B,
               global int* C){

    int gid = get_global_id(0);
    int a = A[gid];
    int b = B[gid];
    C[gid] = myMod(a, b);
}
```



# Generating the component




The image shows a Windows file explorer on the left and a code editor on the right. The file explorer displays the directory structure for a project named 'oneAPI', specifically the 'rtl\efi\_hldlib' folder. The 'myadd.xml' file is selected. The code editor shows the contents of 'compile.sh', which is a shell script for compiling the component.

```
1 #!/bin/sh
2 # Read more: https://www.intel.com/content/www/us/en/programmable/documentation/mwhl391807965224.html#owr1568230510943
3 fpga_crossgen --target sycl myadd.xml --emulation_model myadd.cpp -o myadd.o -w -I$INTELFPGAOCSDKROOT/linux64/lib/dsp
4 fpga_crossgen --target sycl -o csl.o ../efi/cmodel/support/csl.cpp -w -DCSL_USE_MPFR -DCSL_USE_MPIR -I$INTELFPGAOCSDK
5 fpga_crossgen --target sycl -o csl_log_impl.o csl_log_impl.cpp -w -DCSL_USE_MPFR -DCSL_USE_MPIR -I$INTELFPGAOCSDKROOT
6 # The command below can be modified as needed if combining multiple object files into a single library.
7 fpga_libtool --target sycl myadd.o csl.o csl_log_impl.o --create myadd.a
8
```

# Integration and Use of your custom function

- oneAPI-samples-master/DirectProgramming/DPC++/DenseLinearAlgebra/vector-add
- Change the makefile
  - Copy myadd.a to the src folder, myadd\_sycl.hpp to top folder
- Add the header file #include “myadd\_sycl.hpp”
- Change your function call from “+” to “myadd”
  - Use the intermediate struct autogenerated by the DSP Builder wrapper
- Run emulation to validate your changes (uses autogenerated C model for your design)
- Test on HW



```
Editor - C:\SharedWithVM\projects\oneAPI\rtl\efi_hldlib\myadd_sycl.hpp
compile.sh  myadd_sycl.hpp  +
15 typedef unsigned int csl_uint32_t;
16 #ifdef _WIN32
17     typedef signed long long csl_int64_t;
18     typedef unsigned long long csl_uint64_t;
19     #define CSL_PACKED( struct_def ) __pragma( pack(1
20 #else
21     typedef signed long csl_int64_t;
22     typedef unsigned long csl_uint64_t;
23     #define CSL_PACKED( struct_def ) struct_def __at
24 #endif
25 #endif
26 |
27 CSL_PACKED(typedef struct
28 {
29     float port_a;
30     float port_b;
31 }
32 ) myadd_input_t;
33
34 SYCL_EXTERNAL float myadd(myadd_input_t input);
35
36 #ifdef __cplusplus
37 }
38 #endif
39
40 #endif // _INCLUDE_WRAPPER_MYADD_H_
41
```

intel®